

# **ABSTRACT OF THE DISCLOSURE**

A circuit for use in a microprocessor, comprising  
a 4-2 compressor circuit having  
a full adder formed of dual XOR/XNOR cells and a 2-1 MUX.  
The full adder uses minimum sized XOR/XNOR cells.